FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6670 Discussões

Altera TSE waitrequest signal always high

Altera_Forum
Colaborador honorário II
1.460 Visualizações

I am tasked with designing a UDP/IP implementation and I have opted to do it without the Nios because of speed (1 Gbps link). 

 

This is what I did: 

- generated a 10/100/1000 Ethernet GMII TSE core (v8.1) 

- set the core as a top level entity and compiled 

- ran a simulation spanning up to 100 us with these signals set accordingly: 

---- reset <= '1' from 0 to 20 us, '0' from 20 to 100 us 

---- set_1000 <= '1' 

---- set_10 <= '0' 

---- everything else set to '0' for this test case 

 

If not apparent, the only thing I did in this simulation was reset the TSE. As per Avalon-MM specifications, I would have expected the waitrequest signal to go low, but it stays high the entire time. 

 

I'm not entirely sure what I'm doing incorrectly, so if someone would enlighten me, it would be much appreciated.
0 Kudos
3 Respostas
Altera_Forum
Colaborador honorário II
393 Visualizações

If possible, I would like someone to at least verify that this problem isn't localized to just me.

Altera_Forum
Colaborador honorário II
393 Visualizações

I'm still interested in a solution or someone verifying my claims, despite the obnoxious spam.

Altera_Forum
Colaborador honorário II
393 Visualizações

You solved this problem? 

I also faced this problem.
Responder