FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
6673 Discussions

Arria 10 GX development pcie example design is not working

RAM1
Beginner
‎04-13-2023 05:02 AM
462 Views

Hello sir/madam,

 

 I am working in ARRIA 10 GX development kit for testing the PCie end point protocol.I have configured the pcie end point IP for X1 lane and generated example design for that configured IP.

Given pin assignment and compiled the design with generated .SOF file.Programmed the .SOF file in development Board and detected the Pcie device ID in the host pc using RW everything tool.Detection is working fine.

 

My aim is to send the data from Pcie end point to root complex(host PC).For that I have taken the TX_ST_data,TX_ST_VALID in the signal tap analyser to see the data generated from the example design, but i didnt get any data from that signal. It is showing Zero in that signal.

 

Why this example design  is not giving any tx_st_data?It should give some data in that signal...

 

 

 

0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.