FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5990 Discussions

Arria V, Hard DDR3 controller, OCT-RZQ questions

Altera_Forum
Honored Contributor II
844 Views

Hi  

 

I'm currently implementing 2 DDR3 hard controllers on my Arria GX A5. This occupies Banks 7B/C/D and 4B/C/D. Additionally I need to place an OCT_RZQ for each one, which additionally occupies banks 7A and 4A with two SSTL-15-Inputs. Banks I dearly require for 1.8V/2.5/3.3V. 

 

Now I learn that SSTL-15-Inputs are powered by Vccpd (i.e. 2.5V). Why does Quartus II deny then to assign 2.5V pins to banks (7A and 4A) although I don't have any 1.5V-Outputs on those banks? How do I have to deal with that issue?  

 

Thanks!
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
103 Views

Hi majestix, 

 

you can also try to share the oct pin : 

http://www.alteraforum.com/forum/showthread.php?t=43126 

 

regards,
Reply