FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5987 Discussions

Atari XL nostalgia: delayed output line from 1.77MHz clock input

HDele
Beginner
437 Views

I rediscovered my old Atari 600XL in the attic. The resurrection failed because the "delay line" (a chip that inputs 1.77 MHz and outputs 5 clock signals at the same frequency in different delays) did not pass the test of time.

The 5 output pins delay the input clock by 25, 190, 260, 315, 440 ns.

Tolerances of 20ns should be allowed. 

 

How can I realize a simulation using my DE0-nano (50Mhz)?

Thanks for support.

Holger

0 Kudos
1 Reply
Rahul_S_Intel1
Employee
117 Views

Hi,

From your question, I interpret that you need an clock output source from an input source with a delay.

If you are using DE0-nano,

 

http://www.terasic.com.tw/cgi-bin/page/archive.pl?Language=English&No=593

 

Requesting to use an pll to generate the above configuration

Reply