FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

Avalon MM Addressing

Altera_Forum
Honored Contributor II
779 Views

Hi Guys, 

 

I connected an custom VHDL Avalon MM Master with an Avalon MM Slave in Qsys.  

 

Both Master and Slave are identical except the address with. I tried multiple addresses from the master , but avmm_slave_memory_burst_0 will be always accessed. 

Which address has to be used by the master to access the Second Slave??It should be 0x30000 ??????  

This should be a very easy task and I don't get it why it don't work. In attachment are also the interface settings . 

 

Like you see in the slave interface settings, the waveform is not showed because of error/warning. But I dont have any message... http://www.alteraforum.com/forum/attachment.php?attachmentid=11135&stc=1 http://www.alteraforum.com/forum/attachment.php?attachmentid=11136&stc=1  

 

Thanks for help
0 Kudos
0 Replies
Reply