FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5886 Discussions

Avalon-ST SOP with Ready/backpressure

Konrad-Techtest
Beginner
214 Views

A simple question about the streaming interface.  I can see examples of the relationship between 'Valid' and 'Ready' and successfully implemented some stuff, but only mid-packet.

What is the relationship between 'Start Of Packet' and 'Ready'?

If 'Ready' is low and a new packet presents on the interface, 'Valid' will signal high.

What does 'SOP' do?

Does it go high for one clock cycle or does it stay high until 'Ready' goes high?

I cannot seem to find a definition for this in the streaming spec.

0 Kudos
3 Replies
sstrell
Honored Contributor III
206 Views

startofpacket is always single-cycle.  You would not assert it and mark it as valid if ready from the sink is not already asserted, and it's not held while waiting for ready to go high like when a host sees the waitrequest signal in a memory-mapped interface.

SyafieqS
Moderator
167 Views

Konrad,


May I know if there is any update?


SyafieqS
Moderator
149 Views

We do not receive any response from you to the previous reply, thus I will put this case to close pending. Please post a response in the next 15 days to allow me to continue to support you. After 15 days, this thread will be transitioned to community support. The community users will be able to help you with your follow-up questions. 


Reply