FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5988 Discussions

Bar range field not working correctly in Avalon-ST Intel Stratix 10 Hard IP for PCI Express

ecohn
Employee
246 Views

hi,

 

i am using in my design (for Intel stratix 10 FPGA) a IP from Quartus 19.4 (but i see same behaviour also in 21.1 version)  - Avalon-ST Intel Stratix 10 Hard IP for PCI Express .

 

we see the info from the bar_Range field but it seems to give wrong values - see attached picture.

 

we configure the BARs (base address registers for the bar ranges) but we see wrong values on this field.

 

we need assistance with this issue since it prevents us from using correctly all bars.

thanks, 

Ehud

 

0 Kudos
2 Replies
KhaiChein_Y_Intel
219 Views

Hi,


Could you share the .ip file and what is the expected value?


Thanks

Best regadrs,

KhaiY


KhaiChein_Y_Intel
198 Views

Hi,


We do not receive any response from you to the previous question/reply/answer that I have provided. This thread will be transitioned to community support. If you have a new question, feel free to open a new thread to get the support from Intel experts. Otherwise, the community users will continue to help you on this thread. Thank you


Best regards,

KhaiY


Reply