FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5881 Discussions

Bug in Altera LDPC Encoder, problem with flow control

Altera_Forum
Honored Contributor II
779 Views

Hi, 

 

I think that is a bug in the Altera IP Core LDPC Encoder. 

BackPressure not working properly. It does not respond to the signal "out_ready" Work fine only when "out_ready" is still high. 

I tested using DSP Builder, encoder mode WiMedia. 

 

Regards, 

Robert.
0 Kudos
0 Replies
Reply