PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!
Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
Success! Subscription added.
Success! Subscription removed.
Sorry, you must verify to complete this action. Please click the verification link in your email. You may re-send via your
profile.
Thanks for the reply.is it possible to implement the full logic in 16k.can you tell me how much le's will be used by tse.since I have to implement some more logic in Max10 I need to know that.
That depends on the configuration of the TSE. Maybe you want to study the Data-Sheet of the TSE or give your configuration a try for synthesis, should not take too long, due to the small size of the chip...
