can i implement Triple Speed ethernet TSE core in max10 (10 M 16) device????
Thanks for the reply.is it possible to implement the full logic in 16k.can you tell me how much le's will be used by tse.since I have to implement some more logic in Max10 I need to know that.
That depends on the configuration of the TSE. Maybe you want to study the Data-Sheet of the TSE or give your configuration a try for synthesis, should not take too long, due to the small size of the chip...
For more complete information about compiler optimizations, see our Optimization Notice.