FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5887 Discussions

Building minimal Simple Socket Server on MAX10


Can the TSE IP block configured for 100/10MB run from OnChip Ram only? 

Do I have to include MSGDMA interfaces?

Is there a document explaining how to configure platform designer to produce the hw layer for the Simple Socket Server template?

I can only find example code which when I modify it either wont build or builds and wont run or crashes when it runs.     I cant find documentation that explains what are the expected minimum Platform Designer requirements for making the Simple Socket Server project template in Nios II software build tool work.  I am using Quartus prime lite V18.1 but could switch to a newer version if needed.

I have a MAX1000 board to which I have connected a DP83848 evaluation board.  


0 Kudos
2 Replies

Hi @JPott5,


Thank you for posting in Intel community forum, hope this message find you well and apologies for the delayed in response.
You may find the references design here, please do let us know if that helps.


Best Wishes


Hi @JPott5,


Hope this message find you well, unfortunately as we do not receive any further on clarification provided. Hence, this thread will now be transitioned to community support. If you have new queries or further query on this thread, please feel free to open a new thread or reopen this thread to get support from Intel experts. Otherwise, the community users will further help you with doubts in this thread.


Best Wishes