FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
6673 Discussions

CXL Base Hard IP testbench asset ID number 778342

BrianLuu
Beginner
1,478 Views

Hi,

Please provide link to download CXL Base Hard IP testbench.  This is for Agilex R-tile  CXL IP simulation with Quartus Prime 23.4 version.

 

Thank you,

-Brian

Labels (1)
0 Kudos
1 Solution
WZ2
Employee
1,412 Views
0 Kudos
4 Replies
WZ2
Employee
1,413 Views

Here it is~

0 Kudos
BrianLuu
Beginner
1,394 Views
0 Kudos
BrianLuu
Beginner
1,325 Views

Hi,

 

I encounter vcs license hanging issue while running vcs elaboration of this testbench and the base HIP.

Please advise.

 

Warning-[PCWM-W] Port connection width mismatch
/home/brian.luu/proj_y/intel_rtile_cxl_top_0_ed/intel_rtile_cxl_top_cxlbasehip_ed/intel_rtile_cxl_top_1110/sim/cxl_memexp_sip_io_shim_fifo_vcd.sv, 23

 

Warning-[PCWM-W] Port connection width mismatch
/home/brian.luu/proj_y/intel_rtile_cxl_top_0_ed/intel_rtile_cxl_top_cxlbasehip_ed/intel_rtile_cxl_top_1110/sim/cxl_memexp_sip_io_shim_fifo_vcd.sv, 23

 

Warning-[PCWM-W] Port connection width mismatch
/home/brian.luu/proj_y/intel_rtile_cxl_top_0_ed/intel_rtile_cxl_top_cxlbasehip_ed/intel_rtile_cxl_top_1110/sim/cxl_memexp_sip_io_shim_fifo_vcd.sv, 23


Vendor daemon is down or not responding.
Restart the vendor daemon on the server.

Retrying request....

[Wed Feb 7 09:14:23] Queuing for License ......

HIT CTRL-C to exit

 

I've attached the elaboration log file.

------------------------------------------------------------------

Thanks,

-Brian

0 Kudos
BrianLuu
Beginner
1,314 Views

This elaboration has been resolved with new version of VCS license.

0 Kudos
Reply