FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6355 Discussions

Clock Video Output is not working in Cyclone III FPGA

Altera_Forum
Honored Contributor II
‎01-23-2015 05:32 AM
1,479 Views

My Design consists of a clocked video output set to a resolution of 1024x768 @60Hz 65 MHz pixel clock. The data input is from the test pattern generator ip from the VIP block. 

When i build the qsys and complile my design and download the sof, it (Quartus) successfully dowloads the sof into the fpga. I had connected a HSMC-GPIO daughter board to observe the signals HS,VS,DE etc on the Oscilloscope, but none of the signals were observed in the scope. 

 

I doubt my design is correct, but am not able to troubleshoot it successfully yet, I have included my entire project file with qsys file and the top level, kindly let me know what I might have done wrong, it would be of great help. 

 

Thanks, Much appreciated for your replies. 

Sriram.
1.zip
0 Kudos

Link Copied

2 Replies
Altera_Forum
Honored Contributor II
‎01-23-2015 07:41 PM
410 Views

Learn how to simulate your design.

0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎01-23-2015 09:20 PM
410 Views

Check frame size you need. I see frame size generating from TPG is 1024x768, but CVO configured as 1920x1080

0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.