FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
6673 Discussions

Clock error

Altera_Forum
Honored Contributor II
‎12-31-2009 11:14 PM
1,300 Views

Hi, if wanna use my own periphery, so in the SOPC is this 

 

<html>Warning: <b>.avalon_slave_0</b>: Connection point must have an associated clock.  

<html>Error: <b>.avalon_slave_0</b>: Interface must have an associated clock. 

<html>Warning: <b>.avalon_slave</b>: Connection point must have an associated clock.  

<html>Error: <b>.avalon_slave</b>: Interface must have an associated clock. 

 

But i have clock for each slave port(in picture). 

 

Any suggestions? Vaclav
Preview file
133 KB
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎01-01-2010 05:14 PM
562 Views

Clock for slave interfaces should be selected on "interfaces" tab.

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.