FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
6673 Discussions

Convert m file to verilog/vhdl?

Altera_Forum
Honored Contributor II
‎09-23-2009 02:01 PM
1,229 Views

Hi Guys, 

 

Is there any way to convert Matlab .m code to verilog or vhdl? Does DSP builder only compile simulink file?  

 

Thanks 

 

Jerry
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎09-23-2009 02:58 PM
569 Views

its not even as simple as that. 

 

M code is inherently procedural, like C. VHDL/verilog are description languages and are parallel languages. If you want to convert from simulink to HDL code you have to design your algorithm appropriatly, usually with the involvement of a hardware engineer.
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.