FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
6673 Discussions

Cordic/Divider

SGold21
Beginner
‎11-26-2019 09:23 AM
1,107 Views

I understand that there are cores for cordic (I need atan2) and integer divider.

Are there any matlab models available for verification purposes?

Thanks

0 Kudos

Link Copied

3 Replies
CheePin_C_Intel
Employee
‎11-27-2019 01:50 PM
982 Views

Hi,

 

As I understand it, you are inquiring if there is any Matlab model for CORDIC Intel FPGA IP. For your information, this IP only support VHDL and Verilog simuulation model but not Matlab model. Sorry for the inconvenience. As a workaround, you may look into using Modelsim to simulate the IP behavior.

 

Best regards,

Chee Pin

0 Kudos
Copy link
SGold21
Beginner
‎11-27-2019 02:05 PM
982 Views
In response to CheePin_C_Intel

If I can't have a C/Matlab model, then I can't use the block. Our methodology requires verification versus C/Matlab model.

In response to CheePin_C_Intel
0 Kudos
Copy link
CheePin_C_Intel
Employee
‎11-28-2019 05:42 AM
982 Views

Hi,

 

Sorry for the inconvenience as currently there is no C/Matlab model for this specific IP.

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.