FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6526 Discussions

Cyclone 10 GX: How to implement DDR I/O and BUFGCE equivalent in Quartus?

masato1
Beginner
332 Views

Hello,

I am working on a design using Cyclone 10 GX and need to implement two functionalities:

1. **Basic DDR (Double Data Rate) I/O**:
In Intel's older devices, primitives like ALTDDIO_IN, ALTDDIO_OUT, or ALTDDIO_BIDIR were available for simple DDR I/O operations. However, I noticed that these IPs are not supported in Cyclone 10 GX. Is there a recommended way or equivalent IP/primitive in Quartus for implementing basic DDR I/O on FPGA pins? My use case is to send and receive DDR data on pins, not to interface with external DDR memory.

2. **Global Clock Enable (BUFGCE equivalent)**:
In Xilinx devices, I often use the BUFGCE primitive to dynamically enable or disable global clocks. Is there an equivalent feature, primitive, or IP in Quartus for Cyclone 10 GX to achieve similar functionality?

Any guidance, examples, or documentation references would be greatly appreciated. Thank you!

Labels (1)
0 Kudos
5 Replies
sstrell
Honored Contributor III
283 Views

For the clocks, you use the altclkctrl block to use global enable on a clock domain: https://www.intel.com/content/www/us/en/docs/programmable/683775/current/clock-control-block.html.

0 Kudos
masato1
Beginner
258 Views

Thank you for clarifying that altclkctrl can be used for global clock enable functionality similar to BUFGCE. That answers my question about clock control.

Now, I would like to implement **IDDR (Input Double Data Rate) and ODDR (Output Double Data Rate)** functionality in Cyclone 10 GX.

In Xilinx devices, IDDR and ODDR primitives are commonly used for DDR data transfer on I/O pins. Is there an equivalent IP core, primitive, or recommended method in Intel Quartus for implementing similar DDR functionality on Cyclone 10 GX?

If no direct IP or primitive is available, are there examples or guidelines for manually implementing DDR I/O using Cyclone 10 GX resources?

Thank you for your help!

0 Kudos
AdzimZM_Intel
Employee
231 Views

Hi


I think for DDR functionality, you may refer to GPIO IP.

Here the link to the User Guide: https://www.intel.com/content/www/us/en/docs/programmable/683136/23-2-21-0-0/features.html


Please let me know if you have any question.


Regards,

Adzim


0 Kudos
AdzimZM_Intel
Employee
147 Views

Hi


May I know the update on this thread?


Regards,

Adzim


0 Kudos
AdzimZM_Intel
Employee
103 Views

As we do not receive any response from you on the previous reply that we have provided, I now transition this thread to community support. Please login to ‘https://supporttickets.intel.com’, view details of the desire request, and post a feed/response within the next 15 days to allow me to continue to support you. After 15 days, this thread will be transitioned to community support. The community users will be able to help you on your follow-up questions.


0 Kudos
Reply