FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6055 Discussions

DDR2 HPC and Modelsim: How to generate Memory content file

Altera_Forum
Honored Contributor II
1,044 Views

Hallo, 

 

I'm designing a SOPC system containing the DDR2 HPC. My system is designed in VHDL. When simulation ModelSim says:# Warning: simulation may not function properly until valid contents files# are created for the following memory modules:# # altmemddr_0 

 

Ok, i want to create such a content file. But I don't know how. Can I use a simple HEX-Editor. Which HEX format should I use? How do I integrate it in ModelSim? 

 

Thanks for every hint!
0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
101 Views

I have the same problem, any help?

Altera_Forum
Honored Contributor II
101 Views

I have used eclipse and I have generate a niosII project. There is an option for simulating in modelsim. You have to edit bsp settings and select optimize for simulation and next you have to select run as... modelsim project. There is a script mem_init.mk which generates altmemddr.dat from *.elf file. 

 

ifdm
Reply