FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6359 Discussions

DDR2 HPCII Initialization

Altera_Forum
Honored Contributor II
‎07-22-2010 01:33 AM
892 Views

I looked at the signal to the DDR device, the controller firstly issues commends to mode registers EMR2, EMR3, EMR and MR, then Precharge, refresh, load mode registers again. After this, it repeats the above steps for 3 times.  

 

However, in the DDR2 device datasheet, it only requires 1 time of the above steps to initialize the device. Will those extra 3 times impact the operation? Is there anyone know why it repeats 4 times in total for the Initialization? Thanks!
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.