DDR2 SDRAM Controller with ALTMEMPHY signals

FPGA Intellectual Property

PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP

DDR2 SDRAM Controller with ALTMEMPHY signals

943 Views

Hello,

I am using the DDR2 SDRAM Controller with ALTMEMPHY ip core. I received a reference design that I am basing my design from. What is the external_connection signal? In the reference design it is not hooked up to anything or exported. This produces a warning. Can someone tell me what the signal is for?

The memory conduit is what is exported and connected to the sdram.

Thank you for any help you can provide.

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.