FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5988 Discussions

DDR2 SDRAM Controller with ALTMEMPHY signals

Honored Contributor II



I am using the DDR2 SDRAM Controller with ALTMEMPHY ip core. I received a reference design that I am basing my design from. What is the external_connection signal? In the reference design it is not hooked up to anything or exported. This produces a warning. Can someone tell me what the signal is for? 


The memory conduit is what is exported and connected to the sdram.  


Thank you for any help you can provide.
0 Kudos
0 Replies