FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

DDR2 controller help

Honored Contributor II



I am following the example "Using the SDRAM on Altera’s DE2 Board with Verilog Designs" using Qsys.  


I have built the system and loaded it on the FPGA but I don't see any example on how to test that the RAM controller is working. It only shows how to test the switches and LEDs. 


How can I write data to a specific RAM address and read it back to see if it is correct? How exactly does it work? If anyone knows more , It would be very helpful. 



0 Kudos
0 Replies