FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6595 Discussions

DDR2 controller help

Altera_Forum
Honored Contributor II
‎08-18-2014 01:59 PM
948 Views

Hi, 

 

I am following the example "Using the SDRAM on Altera’s DE2 Board with Verilog Designs" using Qsys.  

 

I have built the system and loaded it on the FPGA but I don't see any example on how to test that the RAM controller is working. It only shows how to test the switches and LEDs. 

 

How can I write data to a specific RAM address and read it back to see if it is correct? How exactly does it work? If anyone knows more , It would be very helpful. 

 

Thanks, 

Paul
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.