- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
I am following the example "Using the SDRAM on Altera’s DE2 Board with Verilog Designs" using Qsys. I have built the system and loaded it on the FPGA but I don't see any example on how to test that the RAM controller is working. It only shows how to test the switches and LEDs. How can I write data to a specific RAM address and read it back to see if it is correct? How exactly does it work? If anyone knows more , It would be very helpful. Thanks, PaulLink Copied
0 Replies

Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page