- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I couldn't figure it out why the local_ready goes low after many write or read cycles. I checked and the proper_beats_in_fifo = 0. Does anyone have the similar issue with the DDR2 controller?
Link Copied
3 Replies
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Maybe you have experienced the following issue?
http://www.alterawiki.com/wiki/local_ready_signal_issues_with_altera_external_memory_controller_ip- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I've checked and am not sure if that the case as I don't as proper_beats_in_fifo = 0, not 1 as described in there.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
--- Quote Start --- Maybe you have experienced the following issue? http://www.alterawiki.com/wiki/local_ready_signal_issues_with_altera_external_memory_controller_ip --- Quote End --- Thank God, finally, the lousy documentation, whole day wasted! Look at the description of local_ready and the timing waveform of in the DDR2 documents! oh man :-s!

Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page