DDR3 UniPHY IP Initiailize problem

FPGA Intellectual Property

PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP

DDR3 UniPHY IP Initiailize problem

900 Views

Hello, I' trying to use the DDR3 UniPHY IP.

I generate the clock and reset signal and input to the IP.

After setting the global_reset_n high, the IP set the afi_reset_n low after 15 afi_clock.

And set the mem_reset_n low after more 2 afi_clock.

But the IP won't set the mem_reset_n high to start initialization.

(The IP example will set mem_reset_n high almost at 16 us)

Can someone give me some suggestions?

Thank you.

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.