FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5951 Discussions

DDR3 UniPHY IP Initiailize problem

Altera_Forum
Honored Contributor II
770 Views

Hello, I' trying to use the DDR3 UniPHY IP. 

 

I generate the clock and reset signal and input to the IP. 

 

After setting the global_reset_n high, the IP set the afi_reset_n low after 15 afi_clock. 

 

And set the mem_reset_n low after more 2 afi_clock. 

 

But the IP won't set the mem_reset_n high to start initialization. 

(The IP example will set mem_reset_n high almost at 16 us) 

 

Can someone give me some suggestions? 

 

Thank you.
0 Kudos
0 Replies
Reply