FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5988 Discussions

DDR3 Uniphy calibration failed

Honored Contributor II

On a custom Stratix IV board, I have two independent DDR3 banks, A and B.  

Bank A works fine, Bank B fails calibration at stage 0: 


  • Initial failing DQ group 0 

  • Initial failing stage: Read Calibration - VFIFO 

  • all 8 DQS pins are detected (good news) 


Seems to me to be hardware since the same core works on Bank A.  


Any thoughts on where to focus my debug effort? 


The calibration phase is run by a captive Nios CPU in the uniphy ddr3 core, and as a result is indecipherable. I have no idea how to find out what is going wrong with signaltap..
0 Kudos
1 Reply
Honored Contributor II

How wide is your interface? x64? 


Is it the top edge controller that fails?