Community
cancel
Showing results for 
Search instead for 
Did you mean: 
Altera_Forum
Honored Contributor I
741 Views

IP Core Altera ALTPLL

I have a problem with the IP Core ALTPLL. I created the IP Core and I gave input to a PLL clock of 48 MHz to obtain an output clock of 96 MHz. When I simulate the output of the PLL I get that for the first six clock cycles at 48 MHz to 96 MHz output consists of xxxx. As you can eliminate this delay of six clock cycles and the x output?

0 Kudos
2 Replies
Altera_Forum
Honored Contributor I
36 Views

I don't think you can remove those. This simulates the fact that the pll needs time to lock on the input clock before the output is valid. The pll has a "locked" output, and you should keep your design in reset as long as the "locked" signal isn't 1. When the pll locks, the locked signal is asserted and the output clock is valid.

Altera_Forum
Honored Contributor I
36 Views

thanks for the reply

Reply