FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5745 Discussions

DSP Builder Advances blockset sqrt block problem

Altera_Forum
Honored Contributor I
1,058 Views

Hello! I'm using DSP builder blockset and I have problem with SQRT prim block. I just cannot use two of this block! If I use more than one sqrt block in any subsystem (i tried to use it in one subsystem with, of course, different names) I will get that error: 

 

Error reported by S-function 'mip_control' in 'mixer/Control': 

Altera DSP Builder Advanced Internal Restriction: 'blockMap.find(fu->GetName()) == blockMap.end()' in d:/SJ/nightly/12.0/178/w64/p4/ip/aion/src/mip_common/hw_model_dup_remover.cpp:191.  

I google it and it said that this because illegal chars in the names, but I have double cheched this! I don't know what to do, help needed.
0 Kudos
8 Replies
Altera_Forum
Honored Contributor I
75 Views

I can reproduce the problem. I don't think there's a work around unfortunately short of avoiding putting two sqrt blocks inside the same primitive subsystem hierarchy.

Altera_Forum
Honored Contributor I
75 Views

 

--- Quote Start ---  

I can reproduce the problem. I don't think there's a work around unfortunately short of avoiding putting two sqrt blocks inside the same primitive subsystem hierarchy. 

--- Quote End ---  

 

 

Thank you for the reply! 

But they are in the different subsystems! 

 

Here is the example.
Altera_Forum
Honored Contributor I
75 Views

I didn't say they can't be in the same subsystem. I said they can't be in the "same primitive subsystem hierarchy". Essentially this is everything below the SynthesisInfo block. 

 

The reason for this is that DSP Builder Advanced flattens all of the subsystems in this hierarchy before generating the HDL.
Altera_Forum
Honored Contributor I
75 Views

 

--- Quote Start ---  

I didn't say they can't be in the same subsystem. I said they can't be in the "same primitive subsystem hierarchy". Essentially this is everything below the SynthesisInfo block. 

 

The reason for this is that DSP Builder Advanced flattens all of the subsystems in this hierarchy before generating the HDL. 

--- Quote End ---  

 

 

Ok. Do you have any suggestion? Maybe a bugreport, I don't know...
Altera_Forum
Honored Contributor I
75 Views

I've reported the issue but unfortunately it's still present in 12.1. Hopefully it will be fixed in 12.1sp1.

Altera_Forum
Honored Contributor I
75 Views

 

--- Quote Start ---  

I've reported the issue but unfortunately it's still present in 12.1. Hopefully it will be fixed in 12.1sp1. 

--- Quote End ---  

 

 

Thank you! 

Could you post a link to submitted bug report?
Altera_Forum
Honored Contributor I
75 Views

Are there some news about the issue?

Altera_Forum
Honored Contributor I
75 Views

I believe the issue will be fixed in 12.1sp1.

Reply