some other question for Modular SGDMA.

FPGA Intellectual Property

PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP

some other question for Modular SGDMA.

825 Views

When I want to use Modular SGDMA,I encounter some questions for Modular SGDMA.

1>Stride Width: Value 0 means fixed address access,But in GUI,there is no "0" option.From the source file,it seems that "1" in GUI means that fixed address.

2>Burst Write:If fixed address is enabled in Write Master,the burst Write operation is disabled.If I want to connect write master to PCIe IP WITHOUT Burst operaion,the effieneicy would be lower so much?

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.