FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5982 Discussions

Reducing LE usage when using DSP builder's advanced blockset

Altera_Forum
Honored Contributor II
870 Views

Hello!  

Are there some techniques to reduce logic element usage when developing some projects with DSP builder? 

 

I know something about folding without time-multiplexing, but just a little. 

 

Do system clock frequency and sample rate correlate with logic element usage? 

 

I'm building pretty simple module for my accelerometer, that implements atan function and is used to calculate angle using data from the sensor. And this project is using 6k logic elements! This is a lot, I think.
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
100 Views

 

--- Quote Start ---  

Hello!  

Are there some techniques to reduce logic element usage when developing some projects with DSP builder? 

 

I know something about folding without time-multiplexing, but just a little. 

 

Do system clock frequency and sample rate correlate with logic element usage? 

 

I'm building pretty simple module for my accelerometer, that implements atan function and is used to calculate angle using data from the sensor. And this project is using 6k logic elements! This is a lot, I think. 

--- Quote End ---  

 

 

DSPBuilder looks at sampling rate and system clock and works out folding accordingly so if the ratio is 2:1 (folding factor) it can design for shared resource. If your clock is 10times faster you can celebrate... 

Additionally you can move logic or registers to ram blocks through settings in the synthesis token
Reply