For Modular SGDMA's Write Master:"Stride addressing enable" is for READ MASTER?

FPGA Intellectual Property

PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP

For Modular SGDMA's Write Master:"Stride addressing enable" is for READ MASTER?

950 Views

Our case's aim is to grabber video data to out TI's SOC by PCIe.

So,I want to use Modular SGDMA.

But when I read that spec <Modular_SGDMA_Write_Master_Core_UG.pdf>,

I found following descriptions for "Stride addressing enable":

"Enable stride addressing if you want the read master module to perform fixed or non-sequential memory

accesses. This feature is not supported when burst

or unaligned accesses support is enabled. "

Read Master?Mean that the SGDMA_Read_Master?

Or it should be "Write Master"?

Expecting for any reply.

regards~

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.