FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
6673 Discussions

Digital signal processing1

Altera_Forum
Honored Contributor II
‎04-18-2009 06:27 AM
1,066 Views

hi, i am doing an assingment Time encoded signal encoder which is interface with ADC and microprocessor. in TES it was divided into three parts i.e. ENCODER, CONTROL AND FIFO BUFFER. My part is control part i want general block diagram , VHDL CODING ,TIMING DIAGRAM for this part. i need a help urgently.

0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎04-18-2009 03:22 PM
394 Views

Let's see, it's mid-April. Did somebody leave their final project until the last minute? You're going to have to be a little more detailed in what you are urgently looking for. 

 

Jake
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.