Community
cancel
Showing results for 
Search instead for 
Did you mean: 
Altera_Forum
Honored Contributor I
897 Views

Do fPLL must be calibration with USRCLK even though used as a core PLL

Hi , 

 

How to use fPLL with core mode for Arria10? We don't need transceiver in our design, just need fPLL for fractional clock output. but USRCLK used as a general purpose IO is not feeded by a free running clock in our board design. 

 

Do fPLL must be calibration with USRCLK even though used as a core mode PLL?  

 

From documents ug-01149, "Timing analysis is not supported for the Arria 10 fPLL used as a core PLL." Is it really? 

 

Thank you!
0 Kudos
1 Reply
Altera_Forum
Honored Contributor I
48 Views

set_global_assignment -name AUTO_RESERVE_CLKUSR_FOR_CALIBRATION OFF

Reply