FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
6673 Discussions

Do fPLL must be calibration with USRCLK even though used as a core PLL

Altera_Forum
Honored Contributor II
‎08-17-2016 11:55 PM
1,508 Views

Hi , 

 

How to use fPLL with core mode for Arria10? We don't need transceiver in our design, just need fPLL for fractional clock output. but USRCLK used as a general purpose IO is not feeded by a free running clock in our board design. 

 

Do fPLL must be calibration with USRCLK even though used as a core mode PLL?  

 

From documents ug-01149, "Timing analysis is not supported for the Arria 10 fPLL used as a core PLL." Is it really? 

 

Thank you!
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎08-18-2016 09:39 AM
659 Views

set_global_assignment -name AUTO_RESERVE_CLKUSR_FOR_CALIBRATION OFF

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.