FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5746 Discussions

Efficient DDR3 usage in video application on Cyclone V

Altera_Forum
Honored Contributor I
765 Views

I have 16bit DDR3 on my custom board. Now I'm using hard memory IP DDR3 SDRAM Controller with UniPHY with full rate on Avalon MM interface(330MHz). All local ports on controller are 32bit width data bus. I enabled AFI half rate clock in contoller settings. All MM masters (Frame_Reader, Frame_Buffer) have also 32bit data bus, and its operate on AFI half rate clock.  

 

 

But now I investigate CVGT_VIP_Exmple from Altera, and I see soft memory controller using here on half rate on Avalon MM interface. Port have 128 bit data width (external memory have 32 bit data). So why hard memory controller is not using in this example? I assume hard memory IP shuld be more productive. What is more efficien in video application - hard contoller on a full rate, or soft contoller on half rate?
0 Kudos
0 Replies
Reply