FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
6673 Discussions

Error when simulating generated RAM IPcore in ModelSim

BChng
Beginner
‎10-05-2019 04:37 PM
837 Views

Hi all,

 

I am trying to simulate a 1-port RAM that I created using Quartus 17.1.

I wrote a test bench, ram_tb.v, and included the instantiation files "intel_1portBRAM" & "intel_1portBRAM_ram_1port_171_4x26sya" to ModelSim.

 

I managed to compile the files, however, when I try to start simulation, I get the following error message.

"Instantiation of 'altera_syncram' failed. The design unit was not found."

 

What do I need to do in order to resolve this error.

 

Your assistance on this matter is greatly appreciated!

 

Thanks!

 

0 Kudos

Link Copied

1 Reply
Vicky1
Employee
‎10-14-2019 07:17 AM
670 Views

Hi,

Please check the below old thread & let me know how it works for you.

https://forums.intel.com/s/question/0D50P00003yyJziSAE/modelsim-can-not-find-altsyncram?language=en_US

Thanks,

Vicky

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.