FFT sink_ready goes to x after reset deasserted

FPGA Intellectual Property

PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP

FFT sink_ready goes to x after reset deasserted

282 Views

I have generated a 512 point fft and am attempting to run the simulation for the block,

When reset goes high, the sink_ready signal goes to an unkown instead of a 1 as expected.

Is there a minimum number of reset cycles that must occur in order to make this work properly?

I have added screen shots here to show the simulation output.

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.