FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
The Intel sign-in experience is changing in February to support enhanced security controls. If you sign in, click here for more information.
6065 Discussions

FFT sink_ready goes to x after reset deasserted

PFDesigner
Beginner
148 Views

I have generated a 512 point fft and am attempting to run the simulation for the block,

 

When reset goes high, the sink_ready signal goes to an unkown instead of a 1 as expected. 

 

Is there a minimum number of reset cycles that must occur in order to make this work properly?

 

I have added screen shots here to show the simulation output.

PFDesigner_0-1635941011815.png

 

 

0 Kudos
0 Replies
Reply