FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
6673 Discussions

FFT sink_ready goes to x after reset deasserted

PFDesigner
Beginner
‎11-03-2021 05:03 AM
457 Views

I have generated a 512 point fft and am attempting to run the simulation for the block,

 

When reset goes high, the sink_ready signal goes to an unkown instead of a 1 as expected. 

 

Is there a minimum number of reset cycles that must occur in order to make this work properly?

 

I have added screen shots here to show the simulation output.

PFDesigner_0-1635941011815.png

 

 

0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.