FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5884 Discussions

For Cyclone 10 is it acceptable to generate CLKUSR from a PLL?

BAdam1
Beginner
270 Views

We are using the Cyclone 10 PCIe Hard IP. Is it acceptable to generate the CLKUSR clock from a PLL in the same device? We are not concerned about the delay that will be caused.

0 Kudos
2 Replies
Rahul_S_Intel1
Employee
133 Views

better to use from the FPLL

Rahul_S_Intel1
Employee
133 Views

I am also assuming you are using Cylcone 10 GX

Reply