FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6400 Discussions

For Cyclone 10 is it acceptable to generate CLKUSR from a PLL?

BAdam1
Beginner
516 Views

We are using the Cyclone 10 PCIe Hard IP. Is it acceptable to generate the CLKUSR clock from a PLL in the same device? We are not concerned about the delay that will be caused.

0 Kudos
2 Replies
Rahul_S_Intel1
Employee
379 Views

better to use from the FPLL

0 Kudos
Rahul_S_Intel1
Employee
379 Views

I am also assuming you are using Cylcone 10 GX

0 Kudos
Reply