We are using the Cyclone 10 PCIe Hard IP. Is it acceptable to generate the CLKUSR clock from a PLL in the same device? We are not concerned about the delay that will be caused.
better to use from the FPLL
I am also assuming you are using Cylcone 10 GX
For more complete information about compiler optimizations, see our Optimization Notice.