FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Comunicados
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
6673 Discussões

Getting started with startix-10 e-tile

yairs
Principiante
654 Visualizações

Hi.

I am trying to build a 100ge test equipment using an existing board that have startix10-tx connected to an optical module qsfp28-sr4. I am using the E-Tile Hard IP for Ethernet from the Quartus prime Ip library.

I Have already established the ethernet and transceiver reconfiguration interface, so i can talk to the module.

I Haven't designed the client side (packet generator) yet. I want to verify that the IP is working first.

I have disabled auto neg and link training as otherwise, I am getting a design that is valid for 1 hour only, and RBF building fails. Do I need auto neg for optical connection?

Additionally, I have two questions:

1. I am having trouble measuring my reference clock (should be 156.25M). Is there a way to verify that it is correct?

2. Can anyone provide a simple sequence to get and verify the link up on the transceivers? 

 

Any help and tip will be very appreciated.

Thanks in advance

yair.

 

Etiquetas (1)
0 Kudos
3 Respostas
Ash_R_Intel
Funcionário
477 Visualizações

Hi,

You could try example designs first:

2.3. 100GE with Optional RS-FEC Design Example


Regards


Ash_R_Intel
Funcionário
429 Visualizações

Hi,

Were you able to try out the example designs?


Regards


Ash_R_Intel
Funcionário
364 Visualizações

As we did not get any further response from you, we are closing the case. However, it will be open for the community members to comment upon.


Regards


Responder