FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

HPCII DDR2 init delay

Altera_Forum
Honored Contributor II
809 Views

I connect VHDL-model of mt47h64m16. That model check out time between first command and "stable clock". How can I set delay in HPCII? I try to do it in GUI, but it doesn't work.

0 Kudos
0 Replies
Reply