FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5748 Discussions

Hi, While compiling a SOF with JTAG to Avalon master IP. Obtained Warning (12914): The file jtag_master16p0/jtag_master.sopcinfo, is not embedded into sof file as expected. Some tools, such as System Console, may not function fully. Any Solutions ?

NN
Beginner
791 Views

And while trying to use the JTAG to Avalon master interface through System console it just hangs for one minute.  Operations are not being completed. I tried searching for this issue in forums but didn't find a solution posted.

0 Kudos
1 Reply
AnandRaj_S_Intel
Employee
77 Views

Hi,

 

Can you help me to recreate the scenario with more information like.

  1. Quartus version and edition used?
  2. IP's used?
  3. Can you share the project file?

 

Can you delete the incremental_db and db folder or other quartus version and try?

Also try with example design from below link

https://fpgawiki.intel.com/wiki/Using_the_USB-Blaster_as_an_SOPC/Qsys_Avalon-MM_master_Tutorial

 

Best Regards,

Anand Raj Shankar

(This message was posted on behalf of Intel Corporation)

Reply