- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I have a pipeline fft model that I want to run on a Stratix III FPGA using HIL. I am attaching a screenshot of my models with and without HIL blocks and the HIL configuration. Now I have the HIL configured and programmed to the FPGA. When I run the simulations I see no output in the scope. Where am I going wrong here? The model without HIL shows me the correct output.
https://www.alteraforum.com/forum/attachment.php?attachmentid=3505 https://www.alteraforum.com/forum/attachment.php?attachmentid=3506 https://www.alteraforum.com/forum/attachment.php?attachmentid=3507Link Copied
4 Replies
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
i read the forum quite often, please avoid PMs about new threads
the first thing to check the the reset polarity between the original .mdl Clock block and the HIL settings- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Thanks for the reply. It is working now.. And sorry abt the PM.. Will not do that again..
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
was it the reset polarity?
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
In the clock it was low while in the signal block and HIL config it was high. So changed the clock to high
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page