FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP

Hil

Altera_Forum
Honored Contributor II
882 Views

I have a pipeline fft model that I want to run on a Stratix III FPGA using HIL. I am attaching a screenshot of my models with and without HIL blocks and the HIL configuration. Now I have the HIL configured and programmed to the FPGA. When I run the simulations I see no output in the scope. Where am I going wrong here? The model without HIL shows me the correct output. 

https://www.alteraforum.com/forum/attachment.php?attachmentid=3505  

 

https://www.alteraforum.com/forum/attachment.php?attachmentid=3506  

 

https://www.alteraforum.com/forum/attachment.php?attachmentid=3507
0 Kudos
4 Replies
Altera_Forum
Honored Contributor II
194 Views

i read the forum quite often, please avoid PMs about new threads 

 

the first thing to check the the reset polarity between the original .mdl Clock block and the HIL settings
0 Kudos
Altera_Forum
Honored Contributor II
194 Views

Thanks for the reply. It is working now.. And sorry abt the PM.. Will not do that again..

0 Kudos
Altera_Forum
Honored Contributor II
194 Views

was it the reset polarity?

0 Kudos
Altera_Forum
Honored Contributor II
194 Views

In the clock it was low while in the signal block and HIL config it was high. So changed the clock to high

0 Kudos
Reply