FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

Hil

Altera_Forum
Honored Contributor II
734 Views

I have a pipeline fft model that I want to run on a Stratix III FPGA using HIL. I am attaching a screenshot of my models with and without HIL blocks and the HIL configuration. Now I have the HIL configured and programmed to the FPGA. When I run the simulations I see no output in the scope. Where am I going wrong here? The model without HIL shows me the correct output. 

https://www.alteraforum.com/forum/attachment.php?attachmentid=3505  

 

https://www.alteraforum.com/forum/attachment.php?attachmentid=3506  

 

https://www.alteraforum.com/forum/attachment.php?attachmentid=3507
0 Kudos
4 Replies
Altera_Forum
Honored Contributor II
46 Views

i read the forum quite often, please avoid PMs about new threads 

 

the first thing to check the the reset polarity between the original .mdl Clock block and the HIL settings
Altera_Forum
Honored Contributor II
46 Views

Thanks for the reply. It is working now.. And sorry abt the PM.. Will not do that again..

Altera_Forum
Honored Contributor II
46 Views

was it the reset polarity?

Altera_Forum
Honored Contributor II
46 Views

In the clock it was low while in the signal block and HIL config it was high. So changed the clock to high

Reply