How can I enable the SR-IOV of PCIe core in Stratix V FPGA

FPGA Intellectual Property

PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP

How can I enable the SR-IOV of PCIe core in Stratix V FPGA

1,114 Views

We are using the Stratix V :5SGXMA7H2F35C2 FPGA and trying to enable the SR-IOV feature of the PCIe hard IP.

I read the Stratix V Hard IP for PCI Express User Guide, but no information can be found to help us doing so.

I also search it in Altera websit and no reference can be found to teach user using SR-IOV feature.

It's really a confusion to us that no document talking about such an important feature on FPGA.

Is there any way to get some help for it? Thanks.

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.