How can i connect Viterbi IP core with Fifo ??

FPGA Intellectual Property

PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP

How can i connect Viterbi IP core with Fifo ??

1,019 Views

i have a problem that the viterbi ip core is configured as streaming component, and i want to interface it with nios processor, so to do so i must use on chio fifo in the sopc builder to connect them, but the problem is, when i use fifo to convert form Avalon MM to Avalon ST the data width must be 32, but the viterbi data input is 8 bits only, and it's output is only 1 bit !!!!

howa can i connect those 2 components, i hope that any one has tried this before can answer men :)

thanks :)

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.