Is it possible to design and optimize an IP in Verilog and create a function for it that can be called from HLS?
A simple example of such scenario would be as follows:
Since you created the design in HDL for a FIR, you can directly use it. You will eventually get HDL after HLS compilation.
For more complete information about compiler optimizations, see our Optimization Notice.