- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Is it possible to design and optimize an IP in Verilog and create a function for it that can be called from HLS?
A simple example of such scenario would be as follows:
- Design and optimize an FIR filter in Verilog.
- Create a function for the design in HLS.
- Write a nested `for` loop in HLS that calls the function associated with the filter.
Link Copied
1 Reply
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
Since you created the design in HDL for a FIR, you can directly use it. You will eventually get HDL after HLS compilation.
Thanks.

Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page