FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6359 Discussions

How to connect signals on ALT2GXB Megacore

Altera_Forum
Honored Contributor II
1,156 Views

Hi, 

 

I have generated a instance of ALT2GXB Can anyboy explain where to connect this signals??? 

 

fixedclk -- --The user must provide a 125 MHz input clock signal for the fixedclk port.  

 

 

rx_cruclk --Clock input from the PLD core. Connects to the clock reco 

very unit (CRU). 

 

I want to use this Megacore for using a 16 Bit PCIe PIPE within the FPGA
0 Kudos
0 Replies
Reply