FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5748 Discussions

How to control rising/falling time, sampling time of GXE Transceiver?

jhong28
Beginner
176 Views

Pleas help me.

I am trying to combine a transmitter to a receiver of GXE transceiver to drive and receive data from or to DUT. To implement this thing, I need three information, first is how to control TX buffer output disable during receiving data from DUT, second is how to control rising/failing time of TX buffer, the other is how to control sampling time. the control should be done by choosing, not by automatic method.

Jungill hong

GXE.PNG

0 Kudos
2 Replies
CheePin_C_Intel
Employee
151 Views

Hi,


If I understand it correctly, you have opened another similar case on this which I have just responded. Would you mind to look into the other case to see if it is helpful and let me know if these two cases are actually of different inquiries.


Thank you very much.


CheePin_C_Intel
Employee
137 Views

Hi,


As I understand it, it has been some time since I last heard from you. This thread will be transitioned to community support. If you have a new question, feel free to open a new thread to get the support from Intel experts. Otherwise, the community users will continue to help you on this thread. Thank you.


Reply