FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6376 Discussions

How to improve timing in FIR Compiler II?

Honored Contributor II

Hello @all, 


can anyone tell me how I can improve the timing with a filter generated by the FIRII. 

The top failing path has a slack of -820ps. 

If I locate the path in the Technology Map Viewer I see, that there need to be added some pipeline registers: 



Especially the registers at the input of the DSP Blocks are not used: 



I tried the Speed Grade Options Slow, Medium and Fast in Implementation Options. But there was no real difference. 


Target Device is Arria10 10AS066H3F34I2SG
0 Kudos
1 Reply
Honored Contributor II

Hi Kippis,  


There is nothing much to optimize with the generated code. Your design may consist of (18+18) x 19 structure. If this is the case, you may try to increase the coefficient bit width to 20 or reducing the bit width to 18 and confirm whether the input registers are able to pack. This can help to determine whether the problem is due to the Quartus Synthesis.  


Best Regards, 



(This message was posted on behalf of Intel Corporation)
0 Kudos