How to infer systolic FIR mode DSP block in Arria V

FPGA Intellectual Property

PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP

How to infer systolic FIR mode DSP block in Arria V

864 Views

Hi,

Do someone know good ways to infer systolic FIR mode DSP block in Arria V?

I develop the code attached, but it doesn't fit into one DSP block.

I need the block to implement complex FIR filter.

Regards,

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.