FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5949 Discussions

How to infer systolic FIR mode DSP block in Arria V

Altera_Forum
Honored Contributor II
771 Views

Hi, 

 

Do someone know good ways to infer systolic FIR mode DSP block in Arria V? 

I develop the code attached, but it doesn't fit into one DSP block. 

I need the block to implement complex FIR filter. 

 

Regards,
0 Kudos
0 Replies
Reply