FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6421 Discussions

How to instantiate the DDR2 controller with ALTMEMPHY?

Altera_Forum
Honored Contributor II
970 Views

Hi, 

 

I am working on my first FPGA project with cyclone III. I want to know how to instantiate the codes generated with DDR2 controller with ALTEMEMPHY IP into my top file(Verilog hdl), can anyone show me an example? 

 

Please help!
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
236 Views

Please !!! 

 

I need your help . Any advice and guidance will be appreciated.
0 Kudos
Reply