Community
cancel
Showing results for 
Search instead for 
Did you mean: 
Altera_Forum
Honored Contributor I
761 Views

How to instantiate the DDR2 controller with ALTMEMPHY?

Hi, 

 

I am working on my first FPGA project with cyclone III. I want to know how to instantiate the codes generated with DDR2 controller with ALTEMEMPHY IP into my top file(Verilog hdl), can anyone show me an example? 

 

Please help!
0 Kudos
1 Reply
Altera_Forum
Honored Contributor I
27 Views

Please !!! 

 

I need your help . Any advice and guidance will be appreciated.